[SOLVED] J-Link EDU programmer error

This site uses cookies. By continuing to browse this site, you are agreeing to our Cookie Policy.

  • [SOLVED] J-Link EDU programmer error

    Hi,

    My topic, I want drive M0 in FPGA by Keil, and already finish light LED in FPGA by vivado that generate bitstream with COE file include software bin code

    I'm building the FPGA platform with original ARM M0 RTL ( from developer.arm.com/downloads/se…AFA+Entry&type=Processors),
    so I only have simple ROM (address 0x00000000 - 0x00010000) and don't have flash memory on the platform like other vendor platforms

    When I use Keil MDK V5.37.0.0 (including Arm_Compiler_5.06u7) to download the firmware code to Xilinx FPGA through J-LINK EDU
    i got the error log in keil :

    Target info:
    ------------
    Device: ARMCM0
    VTarget = 1.793V
    State of Pins:
    TCK: 0, TDI: 0, TDO: 0, TMS: 1, TRES: 1, TRST: 0
    Hardware-Breakpoints: 4
    Software-Breakpoints: 8192
    Watchpoints: 2
    JTAG speed: 15000 kHz

    No Algorithm found for: 00000000H - 00000E5FH
    Programming skipped!
    Error: Flash Download failed - "Cortex-M0"
    Flash Load finished at 16:49:34

    I have ask arm support and google related issues ( include segger or csdn or ....)
    they all point to the need to set keil > Options > debug > settings > Flash Download
    but I haven't flash in the platform ,what should I do.

    Thanks.
  • Hi,

    What exactly is the question?
    You have an M0 and want to download some code to it?
    The M0 has RAM @ 0x0?
    If there is really ROM @ 0x0, I do not see how you can write that at all…
    Please read the forum rules before posting.

    Keep in mind, this is *not* a support forum.
    Our engineers will try to answer your questions between their projects if possible but this can be delayed by longer periods of time.
    Should you be entitled to support you can contact us via our support system: segger.com/ticket/

    Or you can contact us via e-mail.
  • Hi Alex,
    I use Keil5 to download the firmware code to Xilinx FPGA through J-LINK EDU
    and have the error message as follows :

    JLink info:
    ------------
    DLL: V7.86 , compiled Feb 15 2023 17:09:49
    Firmware: J-Link V10 compiled Jan 30 2023 11:28:07
    Hardware: V10.10
    S/N : 260107093
    OEM : SEGGER-EDU
    Feature(s) : FlashBP, GDB
    * JLink Info: Found SW-DP with ID 0x0BB11477
    * JLink Info: DPIDR: 0x0BB11477
    * JLink Info: CoreSight SoC-400 or earlier
    * JLink Info: Scanning AP map to find all available APs
    * JLink Info: AP[1]: Stopped AP scan as end of AP map has been reached
    * JLink Info: AP[0]: AHB-AP (IDR: 0x04770021)
    * JLink Info: Iterating through AP map to find AHB-AP to use
    * JLink Info: AP[0]: Core found
    * JLink Info: AP[0]: AHB-AP ROM base: 0xE00FF000
    * JLink Info: CPUID register: 0x410CC200. Implementer code: 0x41 (ARM)
    * JLink Info: Found Cortex-M0 r0p0, Little endian.
    * JLink Info: FPUnit: 4 code (BP) slots and 0 literal slots
    * JLink Info: CoreSight components:
    * JLink Info: ROMTbl[0] @ E00FF000
    * JLink Info: [0][0]: E000E000 CID B105E00D PID 000BB008 SCS
    * JLink Info: [0][1]: E0001000 CID B105E00D PID 000BB00A DWT
    * JLink Info: [0][2]: E0002000 CID B105E00D PID 000BB00B FPB
    ROMTableAddr = 0xE00FF000
    * JLink Info: Reset: Halt core after reset via DEMCR.VC_CORERESET.
    * JLink Info: Reset: Reset device via AIRCR.SYSRESETREQ.
    Target info:
    ------------
    Device: ARMCM0
    VTarget = 1.793V
    State of Pins:
    TCK: 0, TDI: 0, TDO: 0, TMS: 1, TRES: 1, TRST: 0
    Hardware-Breakpoints: 4
    Software-Breakpoints: 8192
    Watchpoints: 2
    JTAG speed: 15000 kHz
    Full Chip Erase Done.
    No Algorithm found for: 00000000H - 00000E5FH
    Programming skipped!
    Error: Flash Download failed - "Cortex-M0"

    Flash Load finished at 16:49:34

    No Algorithm found for: 00000000H - 00000E5FH
    Programming skipped!
    Error: Flash Download failed - "Cortex-M0"
    Flash Load finished at 16:49:34

    my hw platform based on M0, with rom ( addr from 0x00000000 to 0x00010000), and with ram ( addr from 0x20000000 to 0x20010000)
    I have no flash in my hw platformso I couldn't Add Flash Programming Algorithm
    ( ref developer.arm.com/documentatio…ng/Target-Driver-Settings)
    what should I do?

    Thanks.

    The post was edited 1 time, last by benlo ().

  • Hi Alex :

    I have using J-Link Commander to read / write 0x00008000
    (rom addr rage 0x0000_0000 - 0x0001_0000)
    and confirm can access that range
    but I still couldn't download fw code in KEIL

    but I haven't embedded flash
    so I couldn't set programming algorithm
    thanks.
  • I have the feeling that you do not understand what I am saying….

    0x0 in your FPGA is not ROM but RAM.
    Otherwise, J-Link could not write it.
    No matter if it will be ROM in the final design / silicon, it is RAM now.

    In uVision you have told it to be flash, so uVision expects a flash loader for that region.
    A loader that you do not have and which does not exist. Therefore the error message…

    Tell uVision that there is RAM @ 0x0 and it will simply perform a wrte, like J-Link Commander does.
    Please read the forum rules before posting.

    Keep in mind, this is *not* a support forum.
    Our engineers will try to answer your questions between their projects if possible but this can be delayed by longer periods of time.
    Should you be entitled to support you can contact us via our support system: segger.com/ticket/

    Or you can contact us via e-mail.
  • Hi Alex :

    I know, I have replaced the FPGA sram model with ROM wrapper under M0 RTL
    and try to set the RAM@0x0 in Options > Target > Read/Write Memory Area > IRAM1
    but Keil doesn't allow this action
    Is there any other advice you can give me?

    thanks.
  • It’s not a J-Link problem but a uVision setup issue… You may better ask in the Keil forum, if uVision is getting you a hard time with its settings.
    If of interest, we could do the setup for you as well, as part of paid support, but I doubt that this would make sense in your EDU-context.
    Please read the forum rules before posting.

    Keep in mind, this is *not* a support forum.
    Our engineers will try to answer your questions between their projects if possible but this can be delayed by longer periods of time.
    Should you be entitled to support you can contact us via our support system: segger.com/ticket/

    Or you can contact us via e-mail.