[SOLVED] SES 6.32 producing incorrect register map for STM32L0x family

This site uses cookies. By continuing to browse this site, you are agreeing to our Cookie Policy.

  • [SOLVED] SES 6.32 producing incorrect register map for STM32L0x family

    The STM32L0xx CPU Support Package v2.06 is not generating a correct register XML file for the STM32L062 family (and presumably others). The XML file is placing the DBG_TIM22_STOP bit in register DBG_APB2_FZ as bit 6, but according to the ST datasheet (Reference manual for Ultra-low-power STM32L0x2 advanced Arm®-based 32-bit MCUs RM0376 Rev 7, page 935) this is bit 5. See attached image.
    Images

    • wrong_bit.jpg

      271.63 kB, 1,165×801, viewed 338 times

  • Hello,

    Thank you for your inquiry.
    The register xml files are based on the silicon vendors svd files so ST made a mistake here.
    We will make sure this is fixed in the next package update.

    Best regards,
    Nino
    Please read the forum rules before posting.

    Keep in mind, this is *not* a support forum.
    Our engineers will try to answer your questions between their projects if possible but this can be delayed by longer periods of time.
    Should you be entitled to support you can contact us via our support system: segger.com/ticket/
    Or you can contact us via e-mail.