Search Results
Search results 1-20 of 1,000. There are more results available, please enhance your search parameters.
This site uses cookies. By continuing to browse this site, you are agreeing to our Cookie Policy.
-
Hi, The legacy USB driver is indeed to compatible to Windows ARM64. See here: wiki.segger.com/J-Link_on_Windows_ARM#Requirements forum.segger.com/index.php/Att…d94a46207b766eac0268e14ec As you can see here: wiki.segger.com/J-Link_EDU_V10 the EDU V10 does not list the WinUSB option and therefore does not support support it. The unit is too old. BR Alex
-
Hi, We can confirm that the problem is reproducible on our side. We already have an internal solution for it but need to perform another round of iterations to check against unwanted side effects. BR Alex
-
Hi, Does not sound familiar. In general, Flashers do neither support RTT nor HSS (both J-Scope modes) so it is simulated on the PC side. As you observed: With much less throughput I do not see why timestamps and values should get corrupted if the TIF speed is the same and things are just more efficient because they are executed from within the firmware.
-
Hi, You might link the RTT control block & buffers to a fixed location, which is identicial in the BTL and APP. Furthermore, the RTT control block & buffers should be marked as “do not initialize” in the APP part (e.g. by placing them in zhe .no_init section). This way, the startup code of the APP will leave the RTT part alone, so no pending output from the BTL is lost/overwritten and the J-Link RTT logic is not confused by the control block & buffer locations to change at runtime.
-
Hi, In the list you have sent a link to, none of the devices are supported by J-Link. J-Link supports debugging on the MSP0 and MSP432 derivatives (Cortex-M based) The “legacy” MSP430 are only supported by Flasher for production programming. No debug support. You may be lucky with J-Link + OpenOCD for MSP430 support though.
-
Sounds like it has to do with the “working directory” (en.m.wikipedia.org/wiki/Working_directory) When you click the bat file, the working directory of the bat file code is the location of thw bat file. That working directory is inherited by JLink.exe, so when opening the relative(!) file path <Example.bin> the file is searched in the working directory (same location where the bat file is) When you call the bat file from within LabVIEW, the working directory is most probably the location of your…
-
Sorry for the delay in response. We have no intentions to remove the open flash loader (OFL) support. We also do and will continue to support CMSIS algorithms, as stated here: wiki.segger.com/J-Link_Device_Support_Kit#DSK_availability (The SEGGER flash loaders provide more optimizations over the OFL and CMSIS, so are usually faster) The price for the DSK is more a compensation for support + to make sure that it does not end up in "the wrong hands". Quote from dsherman28: “Unfortunately, the deve…
-
Hi, to 1) See here: segger.com/products/debug-prob…#technical-specifications and look for VIF. 1.2 - 5V are fine for VIF (VTref) to 2) While it is a bit unusual to shared TRACED0 with SWV because SWV is usually shared with TDO, I can see why SiLabs did it. As their EFM32 do not support JTAG, there is no TDO signal to be shared with. Actually, sharing SWV with TRACED0 is a clever move because you so not lose anything. If you enable & use trace, the SWV data is merged into the trace stream and als…
-
Can you please PM me the S/N of your J-Trace unit?
-
Not being able to specify the SWO speed is bad… Having it on “max possible” is OK but not being able to change that setting is a bad thing because different models have different max. speeds May be worth opening a ticket at Renesas for this because it should not be a big change for them (nothing would change for 99% of their users) But 67 MHz SWO speed has a high probability of being problematic. Many I/Os are not capable of speeds beyond 50 MHz (if that high at all). You can easily mess things …
-
Hi Steven, I see that you have been in touch with Richard W. at TI. A very capable guy… Pretty sure he can help you out. As J-Link’s Cortex-M4 support is generally working and we are not talking about an issue with our flash algo etc. but a connect works and a simple halt command is not accepted / acknowleged by the core, it can only be something chip-specific like the M4 being held in reset. My suggestion is to get one of TI’s example projects up and running that blinks an LED or so on the M4. …
-
I doubt that it is a problem with the ULTRA+ firmware but more a setup issue. Probably you have set the SWO speed to “max” and the ULTRA+ (which is capable to handle up to 100 MHz SWO speeds) leads to settings that exceed the max. speed of the MCU’s I/Os. What SWO speed do you use? Did you check if selecting a fixed speed of 1 or 4 MHz for SWO works with both probes?
-
Hi Pedro, What unit do you use? (Can you please PM me the S/N?) There is currently no official way to do this via J-Link Commander but we should be able to add something like that. Way easier than adding a whole command line handling to a heavy, almost GUI-only utility like the Configurator. BR Alex
-
Hi Steve, Sounds a bit like the M4 is clocked, so the AHB-AP debug domain is accessible but the core itself is still held in reset. This would explain why it is not responding to halt requests etc. Is that possible in your case?