[SOLVED] Atmel EDBG + JTAG = wrong disassembly (SAMA5D2)

  • I have been playing around with a SAMA5D2 Xplained board.

    It seems that if EDBG is re-programmed as Jlink, code disassembly is treated as *big* endian by mistake when using JTAG. This results in 'garbage' instructions.

    SWD works fine (little endian instructions)

    Also when using JTAG I have noticed writing to memory via JTAG is not reliable (sometimes top bit is not set). SWD looks OK.


    P

  • Hello,

    Thank you for your inquiry.
    Such an issue is not known to us.
    What software are you using to connect/debug to your target device and what version?
    Could you provide an example project for reproduction purposes for either Ozone or Embedded Studio?
    https://www.segger.com/products/devel…-link-debugger/
    https://www.segger.com/products/devel…mbedded-studio/


    Best regards,

    Nino

    Please read the forum rules before posting.

    Keep in mind, this is *not* a support forum.
    Our engineers will try to answer your questions between their projects if possible but this can be delayed by longer periods of time.
    Should you be entitled to support you can contact us via our support system: https://www.segger.com/ticket/

    Or you can contact us via e-mail.

  • Hello,

    I noticed the problem with both Eclipse and VisualGDB. Switching to SWD solved the problem in both cases.

    I tried several recent versions of Jlink software and the result was the same - wrong endian instructions are displayed.

    It's not a big problem (SWD works fine). I just thought I would mention it here to inform other ATSAMA5 users...

Participate now!

Don’t have an account yet? Register yourself now and be a part of our community!