
SEGGER - Nino Administrator
- Member since Jan 2nd 2017
- Last Activity
This site uses cookies. By continuing to browse this site, you are agreeing to our Cookie Policy.
-
SEGGER - Nino -
Replied to the thread ATSAME70 Xplained Ultra Trace example.
PostHello, Thank you for your inquiry. We have the following example project for a related eval board: kb.segger.com/Tracing_on_Atmel_ATSAME70 As you can see there in section Specifics/Limitations there is some functional overlap of the trace pins that… -
SEGGER - Nino -
Replied to the thread j-trace support for STM32U5G9.
PostHello, Thank you for your inquiry. You can find an example project for the STM32U575 EVAL Board here: kb.segger.com/ST_STM32U5#Tracing_on_ST_STM32U5 So generally that should be working on custom boards as well, you might just need to adapt the trace… -
SEGGER - Nino -
Replied to the thread ETB Trace empty on Attach.
PostHello, Thank you for your inquiry. The described behaviour is expected. The debugger has to initialize ETB trace to be able to use it. For this a defined system state is needed e.g. after reset or target halt. After continuing after such defined system… -
SEGGER - Nino -
Replied to the thread Is there any plan for supporting wch CH32V risk V parts?.
PostNote: Moved to J-Link forum as this is more a J-Link question. As soon as J-Link support is added for the aforementioned devices Embedded Studio is automatically also available. Depending on the target devices complexity it might also be sufficeint to… -
SEGGER - Nino -
Replied to the thread [SOLVED] Debugger problem discoverd: The debugger has set two brekpoints at the same address.
PostWe received the following solution for this issue from TESSY Support Team: "Message Box in Keil uVision from JLink: The debugger has set two breakpoints at the same address If you click OK fast enough, the test will still be executed… -
SEGGER - Nino -
Replied to the thread support RISC-V core.
PostHello, Thank you for your inquiry. SystemView is Core architecture independent and can always be used. So RISC-V is also supported. Best regards, Nino