Jlink pro reg not reset

    This site uses cookies. By continuing to browse this site, you are agreeing to our Cookie Policy.

    • Jlink pro reg not reset

      I have an issue where Segger V7.98 isn't properly resetting the device registers on startup.

      Example, STM32L4P5 register PLLCFGR and TAMP settings don't automatically reset to default values.

      I'm using Crossworks 5.0.3? on win10 if it makes any difference here.

      In V7.98, every time I start a debug session this PLL value is wrong. So I have to start execution, then restart before the PLLCFGR value is at the reset value.

      In V7.68, this happens similarly except only the first time the device is powered up.

      I've been working with Crossworks on this, they have suggested I talk to Segger.
    • Does it also happen when issuing the reset via J-Link Commander?
      Use „r“ to reset
      Use „mem32 <Addr>“ to read the PLLCFGR
      Please read the forum rules before posting.

      Keep in mind, this is *not* a support forum.
      Our engineers will try to answer your questions between their projects if possible but this can be delayed by longer periods of time.
      Should you be entitled to support you can contact us via our support system: segger.com/ticket/

      Or you can contact us via e-mail.
    • I can confirm that "r" resets the register. Some testing notes:

      PLLCFGR reset value is 0x00001000
      PLLCFGR address is 0x4002100C

      Following JLINK commander "erase", PLLCFGR value is 0x01001412
      "r" resets this to 0x00001000

      I've attached the jlink output log after a program attempt, which yields the wrong initial PLLCFGR value.
      Files
      • jlink-2.log

        (200.61 kB, downloaded 43 times, last: )