embOS Updates (and also CMSIS, STM32 Standard Periph Library Updates, or IAR updates)

This site uses cookies. By continuing to browse this site, you are agreeing to our Cookie Policy.

  • embOS Updates (and also CMSIS, STM32 Standard Periph Library Updates, or IAR updates)

    How are we informed of updates to embOS?

    What are the best ways to handle the multitude of interlocking tools required (CMSIS, STM32 Libs, and IAR)?
  • Hello,

    as long as your are in embOS support you will be automatically informed about new embOS versions.
    You will receive an email with a download link to your embOS update.

    We always ensure that embOS works with the latest tools, e.g. with latest IAR versions.

    Best regards,
    Til
    Please read the forum rules before posting.

    Keep in mind, this is *not* a support forum.
    Our engineers will try to answer your questions between their projects if possible but this can be delayed by longer periods of time.
    Should you be entitled to support you can contact us via our support system: segger.com/ticket/

    Or you can contact us via e-mail.
  • Hi,

    the current version of embOS for Cortex M and IAR is version 3.82s.
    All updates to all customers under support should have been shipped beginning of April 2011.
    If you did not receive this version, please contact our support.

    The current shipment of embOS contains a version for the IAR workbench V5 as well as a complete shipment for the workbench V6.
    The embOS version for EWARM V6 was based on the workbench version 6.10, because lots of our customers did not switch to the latest version V6.20.
    But it can be used with the latest version V6.20 of the workbench also.
    Using CMSIS based projects will require a small modification which is decribed in our CPU specific manual under chapter
    7.1 CMSIS with IAR EWARM V6

    The IAR workbench for ARM V6.20 integrates the latest generic CMSIS version and CMSIS support.
    The device specific files should be delivered by the CPU manufacturers.