[SOLVED] Problems using JLink EDU with GD32VF103CBT6 based controller

This site uses cookies. By continuing to browse this site, you are agreeing to our Cookie Policy.

  • [SOLVED] Problems using JLink EDU with GD32VF103CBT6 based controller

    Hi!
    I tried to use the JLink EDU (V10.10) with the recently released Sipeed Longan Nano - RISC-V GD32VF103CBT6 Development Board.
    Not sure if this is a shortcoming of the EDU version (I hope not :( ) Or maybe just a software or configuration issue?

    Some help would be highly appreciated. Thanks!

    Here is the full output when trying to connect using JLinkExe

    Source Code

    1. $ JLinkExe -device GD32VF103CBT6 -if JTAG -jtagconf -1,-1 -autoconnect 1 -speed 4000
    2. SEGGER J-Link Commander V6.50b (Compiled Sep 6 2019 17:46:52)
    3. DLL version V6.50b, compiled Sep 6 2019 17:46:40
    4. Connecting to J-Link via USB...O.K.
    5. Firmware: J-Link V10 compiled Aug 27 2019 09:24:55
    6. Hardware version: V10.10
    7. S/N: 260108339
    8. License(s): FlashBP, GDB
    9. OEM: SEGGER-EDU
    10. VTref=3.261V
    11. Device "GD32VF103CBT6" selected.
    12. Connecting to target via JTAG
    13. ConfigTargetSettings() start
    14. ConfigTargetSettings() end
    15. TotalIRLen = ?, IRPrint = 0x..FFFFFFFFFFFFFC1266400021
    16. **************************
    17. WARNING: Failed to measure TotalIRLen.
    18. **************************
    19. JTAG chain detection found 2 devices:
    20. #0 Id: 0x1000563D, IRLen: 05, RV32
    21. #1 Id: 0x1E8003A3, IRLen: 04, Unknown device
    22. Debug architecture:
    23. RISC-V debug: 0.11
    24. AddrBits: 0
    25. DataBits: 34
    26. IdleClks: 0
    27. ISA: RV32I+
    28. ****** Error: The connected J-Link does not support selecting another hart/core than 0 for RISC-V
    29. Specific core setup failed.
    30. Cannot connect to target.
    31. J-Link>
    Display All
  • Hello,

    Thank you for your inquiry.
    We are not aware of any issues with J-Link and the Longan Nano Board. The J-Link EDU has the same features set as the corresponding J-Link Base probe and both support RISCV-V cores.
    Did you follow the following instructions?
    wiki.segger.com/SiPeed_Longan_Nano

    Best regards,
    Nino
    Please read the forum rules before posting: Forum Rules

    Keep in mind, this is not a support forum. Its main purpose is user to user interaction.
    Our engineers will try to answer your questions between their projects if possible but this can be delayed by longer periods of time.
    Should you be entitled to support you can contact us via our support system: segger.com/ticket/

    Or you can contact us via e-mail.
  • Hello,

    Great to hear that you are up and running again.
    We will consider this thread as solved now.

    Best regards,
    Nino
    Please read the forum rules before posting: Forum Rules

    Keep in mind, this is not a support forum. Its main purpose is user to user interaction.
    Our engineers will try to answer your questions between their projects if possible but this can be delayed by longer periods of time.
    Should you be entitled to support you can contact us via our support system: segger.com/ticket/

    Or you can contact us via e-mail.