Hi!
I tried to use the JLink EDU (V10.10) with the recently released Sipeed Longan Nano - RISC-V GD32VF103CBT6 Development Board.
Not sure if this is a shortcoming of the EDU version (I hope not
) Or maybe just a software or configuration issue?
Some help would be highly appreciated. Thanks!
Here is the full output when trying to connect using JLinkExe
Display All
I tried to use the JLink EDU (V10.10) with the recently released Sipeed Longan Nano - RISC-V GD32VF103CBT6 Development Board.
Not sure if this is a shortcoming of the EDU version (I hope not
) Or maybe just a software or configuration issue?Some help would be highly appreciated. Thanks!
Here is the full output when trying to connect using JLinkExe
Source Code
- $ JLinkExe -device GD32VF103CBT6 -if JTAG -jtagconf -1,-1 -autoconnect 1 -speed 4000
- SEGGER J-Link Commander V6.50b (Compiled Sep 6 2019 17:46:52)
- DLL version V6.50b, compiled Sep 6 2019 17:46:40
- Connecting to J-Link via USB...O.K.
- Firmware: J-Link V10 compiled Aug 27 2019 09:24:55
- Hardware version: V10.10
- S/N: 260108339
- License(s): FlashBP, GDB
- OEM: SEGGER-EDU
- VTref=3.261V
- Device "GD32VF103CBT6" selected.
- Connecting to target via JTAG
- ConfigTargetSettings() start
- ConfigTargetSettings() end
- TotalIRLen = ?, IRPrint = 0x..FFFFFFFFFFFFFC1266400021
- **************************
- WARNING: Failed to measure TotalIRLen.
- **************************
- JTAG chain detection found 2 devices:
- #0 Id: 0x1000563D, IRLen: 05, RV32
- #1 Id: 0x1E8003A3, IRLen: 04, Unknown device
- Debug architecture:
- RISC-V debug: 0.11
- AddrBits: 0
- DataBits: 34
- IdleClks: 0
- ISA: RV32I+
- ****** Error: The connected J-Link does not support selecting another hart/core than 0 for RISC-V
- Specific core setup failed.
- Cannot connect to target.
- J-Link>