Search Results
Search results 1-4 of 4.
This site uses cookies. By continuing to browse this site, you are agreeing to our Cookie Policy.
-
Halting Tasks
todds - - embOS related
PostDisable gloable interrupts....disable each task separately OS_Suspend(...) or perhaps OS_SuspendAllTasks()
-
I am using embOS on a ARM cortex-M0 processor. Is there a document that characterizes in what OS functions and for how long (# instructions), interrupts are disabled? I realize it would depend on optimizations and some would be not fixed (OS_PeekMail). But a general characterization with perhaps a range would be greatly beneficial. I can then concentrate on what API functions I need to be weary of. On a processor like the M0, there is no such thing as high priority interrupts. I have a known "re…
-
I am trying to modify the normal “ResetTarget()” action by using a J-Link script. Background; I am using Keil and J-Link for a custom Cortex M0 in SWD mode. Everything thus far worked just fine without any needed customizations. But a change in code now means that before the normal reset action can occur, I have to default 2 memory mapped registers that are not automatically defaulted by a reset. So referencing Segger’s example scripts, I tried to implement what is needed. I attached the script …