Login or register

Username or Email Address

Are you already registered?

No, register now. Yes, my password is:

Password

Remain logged in

Lost Password

Search Results

Search results 1-2 of 2.

This site uses cookies. By continuing to browse this site, you are agreeing to our Cookie Policy.

Re

redstring - Jun 30th 2008, 4:44pm - J-Link/Flasher related
Post

Thank you.
Hardware reset strategies when using SWD to debug Cortex-M3

redstring - Apr 24th 2008, 8:39am - J-Link/Flasher related
Post

I read the J-Link manual for different hardware reset strategies. However, it seems only dedicated to JTAG interface (e.g. nRESET and nTRST are coupled or not ...). Does anybody know the situation when using SWD interface to debug Cortex-M3? E.g. how to ensure the ARM core to be halted before executing any instruction, thank you.