Segger + Keil + Kinetis K20

This site uses cookies. By continuing to browse this site, you are agreeing to our Cookie Policy.

  • Segger + Keil + Kinetis K20

    Hello all,

    I'm straggling for the last week to make the following environment work:
    - Segger J-Link
    - Keils v 4.2.1.0.0
    - Freescale K20

    I've developed most of my code on an evaluation board (Tower K60 along with Ulink & Keil).
    A Few days ago I got the first prototype product based on K20.
    Ever since I've moved to the K20 the Ulink became useless, and the only way to debug was to switch to Segger's J-Link.
    We could live with this but the Segger works only at 4 KHz speed, note that the Segger was working at a low (4 KHz) speed with the Tower K60 as well)
    Here is the log from Keils MDK:

    JLink info:
    DLL: V4.28b, compiled Jun 22 2011 12:06:43
    Firmware: J-Link ARM V8 compiled Sep 6 2011 16:33:14
    Hardware: V8.00
    S/N : 58005796

    * JLink Info: TotalIRLen = 4, IRPrint = 0x01
    * JLink Info: ARM AP[0]: 0x24770011, AHB-AP
    * JLink Info: ARM AP[1]: 0x001C0000, JTAG-AP
    ***JLink Error: Bad JTAG communication: Write to IR: Expected 0x1, got 0x0 (TAP Command : 10) @ Off 0x5.
    No APB-AP found.
    Found SWD-DP with ID 0x2BA01477
    Unlocking device...
    * JLink Info: Found SWD-DP with ID 0x2BA01477
    * JLink Info: TPIU fitted.
    * JLink Info: ETM fitted.
    * JLink Info: ETB present.
    * JLink Info: CSTF present.
    * JLink Info: FPUnit: 6 code (BP) slots and 2 literal slots
    * JLink Info: Found Cortex-M4 r0p0, Little endian.
    ROMTableAddr = 0xE00FF003
    * JLink Info: Found SWD-DP with ID 0x2BA01477
    * JLink Info: TPIU fitted.
    * JLink Info: ETM fitted.
    * JLink Info: ETB present.
    * JLink Info: CSTF present.
    * JLink Info: FPUnit: 6 code (BP) slots and 2 literal slots
    * JLink Info: Found Cortex-M4 r0p0, Little endian.

    Target info:
    ------------
    Device: MK20N512VMD100
    VTarget = 3.222V
    State of Pins:
    TCK: 0, TDI: 1, TDO: 0, TMS: 0, TRES: 1, TRST: 1
    Hardware-Breakpoints: 6
    Software-Breakpoints: 8192
    Watchpoints: 4
    JTAG speed: 4 kHz

    Erase Done.
    Programming Done.
    * JLink Info: Found SWD-DP with ID 0x2BA01477
    * JLink Info: TPIU fitted.
    * JLink Info: ETM fitted.
    * JLink Info: ETB present.
    * JLink Info: CSTF present.
    * JLink Info: FPUnit: 6 code (BP) slots and 2 literal slots
    * JLink Info: Found Cortex-M4 r0p0, Little endian.
    Application running ...
  • Hi,

    We are not aware of any of these problems.
    We already have a lot of customers using Keil MDK + J-Link + Kinetis.
    Could you provide a sample project which can be used to reproduce this problem on a Tower K60 eval board?


    Best regards
    Alex
    Please read the forum rules before posting.

    Keep in mind, this is *not* a support forum.
    Our engineers will try to answer your questions between their projects if possible but this can be delayed by longer periods of time.
    Should you be entitled to support you can contact us via our support system: segger.com/ticket/

    Or you can contact us via e-mail.